

# #5 : MIPS Programming I

**Computer Architecture 2019/2020**

**João Soares & Ricardo Rocha**

*Computer Science Department, Faculty of Sciences, University of Porto*

# Arithmetic Instructions

<b>add \$s1, \$s2, \$s3</b>	$\$S1 = \$S2 + \$S3$	(add)
<b>addu \$s1, \$s2, \$s3</b>	$\$S1 = \$S2 + \$S3$	(add unsigned, no overflow)
<b>addi \$s1, \$s2, 20</b>	$\$S1 = \$S2 + 20$	(add immediate, sign-extend)
<b>addiu \$s1, \$s2, 20</b>	$\$S1 = \$S2 + 20$	(add immediate unsigned)
<b>sub \$s1, \$s2, \$s3</b>	$\$S1 = \$S2 - \$S3$	(subtract)
<b>mul \$s1, \$s2, \$s3</b>	$\$S1 = \$S2 * \$S3$	(multiply)

# Logical Instructions

<b>and \$s1, \$s2, \$s3</b>	$\$S1 = \$S2 \& \$S3$	(and, bit-by-bit)
<b>andi \$s1, \$s2, 20</b>	$\$S1 = \$S2 \& 20$	(and immediate)
<b>or \$s1, \$s2, \$s3</b>	$\$S1 = \$S2   \$S3$	(or)
<b>nor \$s1, \$s2, \$s3</b>	$\$S1 = \sim (\$S2   \$S3)$	(nor)
<b>sll \$s1, \$s2, 10</b>	$\$S1 = \$S2 << 10$	(shift left logical)
<b>srl \$s1, \$s2, 10</b>	$\$S1 = \$S2 >> 10$	(shift right logical)

# Load Instructions

<b>lw \$s1, 20(\$s2)</b>	$\$s1 = \text{Mem}[\$s2 + 20]$	(load word, from memory)
<b>lh \$s1, 20(\$s2)</b>	$\$s1 = \text{Mem}[\$s2 + 20]$	(load half word, 2 bytes)
<b>lhu \$s1, 20(\$s2)</b>	$\$s1 = \text{Mem}[\$s2 + 20]$	(load half word, no sign ext.)
<b>lb \$s1, 20(\$s2)</b>	$\$s1 = \text{Mem}[\$s2 + 20]$	(load byte)
<b>lbu \$s1, 20(\$s2)</b>	$\$s1 = \text{Mem}[\$s2 + 20]$	(load byte, no sign extension)
<b>li \$s1, 20</b>	$\$s1 = 20$	(load immediate)
<b>la \$s1, L</b>	$\$s1 = L$	(load address)

# Store Instructions

**sw \$s1, 20(\$s2)**

Mem[\$s2 + 20] = \$s1 (store word, to memory)

**sh \$s1, 20(\$s2)**

Mem[\$s2 + 20] = \$s1 (store half word)

**sb \$s1, 20(\$s2)**

Mem[\$s2 + 20] = \$s1 (store byte)

# Branch Instructions

<b>beq \$s1, \$s2, 25</b>	if ( $\$s1 == \$s2$ ) go to (PC+4+100)	(branch on equal)
<b>beq \$s1, \$s2, L</b>	if ( $\$s1 == \$s2$ ) go to L	(branch on equal)
<b>bne \$s1, \$s2, L</b>	if ( $\$s1 != \$s2$ ) go to L	(branch on not equal)
<b>blt \$s1, \$s2, L</b>	if ( $\$s1 < \$s2$ ) go to L	(branch on less than)
<b>bgt \$s1, \$s2, L</b>	if ( $\$s1 > \$s2$ ) go to L	(branch on greater than)
<b>ble \$s1, \$s2, L</b>	if ( $\$s1 \leq \$s2$ ) go to L	(branch on less than or equal)
<b>slt \$s1, \$s2, \$s3</b>	if ( $\$s2 < \$s3$ ) $\$s1 = 1$ else $\$s1 = 0$	(set on less than, for use with beq/bne)
<b>slti \$s1, \$s2, 20</b>	if ( $\$s2 < 20$ ) $\$s1 = 1$ else $\$s1 = 0$	(set on less than immediate)

# Jump Instructions

<b>j 2500</b>	go to 10000	(jump to target address)
<b>j L</b>	go to L	(jump to target address)
<b>jal L</b>	\$ra = PC+4; go to L	(jump and link, for procedure call)
<b>jr \$ra</b>	go to \$ra	(jump register, for procedure return)

# Pseudo-Instructions

Most assembler instructions represent machine instructions one-to-one. To **simplify programming**, the assembler can also treat common variations of machine instructions as if they were instructions in their own right. Such instructions are called **pseudo-instructions**. The hardware need not implement the pseudo-instructions and register \$at (assembler temporary) is reserved for this purpose.

<b>blt \$s1, \$s2, L</b>	$\rightarrow$	<b>slt \$at, \$s1, \$s2</b>
		<b>bne \$at, \$zero, L</b>
<b>li \$s1, 20</b>	$\rightarrow$	<b>addiu \$s1, \$zero, 20</b>
<b>move \$to, \$t1</b>	$\rightarrow$	<b>addu \$to, \$zero, \$t1</b>